A Combined Dynamic and Static Frequency Divider for a 40\,GHz PLL in 80\,nm CMOS

dc.contributor.authorvon Bueren, Georg
dc.contributor.authorKromer, Christian
dc.contributor.authorEllinger, Frank
dc.contributor.authorHuber, Alexander
dc.contributor.authorSchmatz, Martin
dc.contributor.authorJäckel, Heinz
dc.date.accessioned2016-04-06T14:25:26Z
dc.date.available2016-04-06T14:25:26Z
dc.date.issued2006
dc.identifier.urihttp://hdl.handle.net/11654/17678
dc.relation.ispartofProc. ISSCC
dc.spatialSan Franciscoen_US
dc.titleA Combined Dynamic and Static Frequency Divider for a 40\,GHz PLL in 80\,nm CMOS
dc.type04B - Beitrag Konferenzschrift
dspace.entity.typePublication
fhnw.InventedHereYes
fhnw.affiliation.hochschuleHochschule für Technik und Umwelt FHNWde_CH
fhnw.affiliation.institutlnstitut für Sensorik und Elektronikde_CH
fhnw.pagination2462-2471
relation.isAuthorOfPublication911e2394-19ba-4b7d-b8bc-84e2a01e8e53
relation.isAuthorOfPublication.latestForDiscovery911e2394-19ba-4b7d-b8bc-84e2a01e8e53
Dateien