Hardware acceleration of digital filters using the STM32 FMAC peripheral - a performance comparison

Type
05 - Report
Editors
Editor (Corporation)
Supervisor
Parent work
Special issue
DOI of the original publication
Link
Related research data
Series
Series number
Volume
Issue / Number
Pages / Duration
Patent number
Publisher / Publishing institution
Hochschule für Technik und Umwelt FHNW
Place of publication / Event location
Windisch
Edition
Version
Programming language
Assignee
Practice partner / Client
Abstract
Filters are a fundamental component of signal processing, and an increasing number of them are implemented digitally. While digital implementations offer increased flexibility they simultaneously set higher demands on microcontrollers. As a result selected generations of recent STM32 microcontrollers ship with a Filter Math Accelerator (FMAC) peripheral which allows to offload the filtering from the CPU. This letter provides a performance and accuracy comparison of the FMAC peripheral in single section and second order sections configuration to the widely adopted CMSIS-DSP software implementation. The results show that depending on configuration, filter order and data type the FMAC reduces CPU usage up to 99% - at the cost of accuracy - thus making it ideal for applications where concurrent tasks have to be executed.
Keywords
Signalprocessing, hardware acceleration, Filtering, Filter Math Accelerator (FMAC), STM32
Project
Event
Exhibition start date
Exhibition end date
Conference start date
Conference end date
Date of the last check
ISBN
ISSN
Language
English
Created during FHNW affiliation
Yes
Strategic action fields FHNW
Zero Emission
Publication status
Unpublished
Review
not peer-reviewed
Open access category
License
'http://rightsstatements.org/vocab/InC/1.0/'
Citation
Hochuli, M., & Gorenflo, S. (2026). Hardware acceleration of digital filters using the STM32 FMAC peripheral - a performance comparison. Hochschule für Technik und Umwelt FHNW. https://doi.org/10.26041/fhnw-17407